

CLAIMS

What is claimed is:

add A2

1. A multi-layered interconnect structure adapted for electrically interconnecting a semiconductor chip and a circuitized substrate using solder connections, said interconnect structure comprising:

a thermally conductive layer including first and second opposing surfaces;

first and second dielectric layers positioned on said first and second opposing surfaces, respectively; and

first and second pluralities of electrically conductive members positioned on said first and second dielectric layers, respectively, each of said first and second pluralities of said electrically conductive members adapted for having solder connections thereon, for being electrically connected to a semiconductor chip and a circuitized substrate, respectively, said thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of said solder connections between said first plurality of electrically conductive members and said semiconductor chip and between said second plurality of electrically conductive members and said circuitized substrate.

2. The multi-layered interconnect structure of claim 1 wherein said thermally conductive layer comprises a metal layer.

3. The multi-layered interconnect structure of claim 2 wherein said metal is selected from the group consisting of nickel, copper, molybdenum, and iron.

- 1 4. The multi-layered interconnect structure of claim 3 wherein said nickel comprises from
2 about 38% to about 44% of said metal.
- 1 5. The multi-layered interconnect structure of claim 3 wherein said iron comprises from
2 about 56% to about 62% of said metal.
- 1 6. The multi-layered interconnect structure of claim 2 wherein said metal layer is comprised
2 of a layer of nickel and iron having a copper layer with a first thickness positioned
3 thereon.
- 1 7. The multi-layered interconnect structure of claim 6 wherein said first thickness of said
2 copper layer comprises from about 10% to about 14 % of said thickness of said material
3 of said thermally conductive layer.
- 4 8. The multi-layered interconnect structure of claim 1 wherein said thickness of said
5 material of said thermally conductive layer is from about 1.0 to about 3.0 mils.
- 6 9. The multi-layered interconnect structure of claim 1 wherein said coefficient of thermal
7 expansion of said material of said thermally conductive layer is from about 4.0 to about
8 8.0 ppm/degree C.
- 1 10. The multi-layered interconnect structure of claim 1 wherein said first and second
2 dielectric layers are each comprised of a layer of non-cloth dielectric material.
- 1 11. The multi-layered interconnect structure of claim 10 wherein said non-cloth dielectric
2 material comprises polytetrafluoroethylene having a filler material therein.

- 1 12. The multi-layered interconnect structure of claim 11 wherein said filler material is silica.
- 1 13. The multi-layered interconnect structure of claim 1 wherein each of said first and second
2 dielectric layers have a thickness from about 1.0 to about 9.0 mils.
- 1 14. The multi-layered interconnect structure of claim 1 wherein at least one of said first and
2 second dielectric layers includes a layer having an effective modulus to assure sufficient
3 compliancy of said interconnect structure during operation.
- 1 15. The multi-layered interconnect structure of claim 14 wherein said effective modulus is
2 from about 0.01 to about 0.50 Mpsi.
- 1 16. The multi-layered interconnect structure of claim 1 wherein said first and second
2 pluralities of electrically conductive members are comprised of copper.
- 1 17. The multi-layered interconnect structure of claim 1 wherein selected ones of said first
2 plurality of electrically conductive members each include a thickness of from about 0.25
3 to about 1.5 mils.
- 1 18. The multi-layered interconnect structure of claim 1 wherein selected ones of said second
2 plurality of electrically conductive members each include a thickness of from about 0.25
3 to about 1.5 mils.
- 1 19. The multi-layered interconnect structure of claim 1 further including a first electrically
2 conductive layer within said first dielectric layer.
- 1 20. The multi-layered interconnect structure of claim 19 further including a second
2 electrically conductive layer within said first dielectric layer and positioned between said
3 first electrically conductive layer and said thermally conductive layer.

- 1 21. The multi-layered interconnect structure of claim 20 wherein each of said first and second
2 electrically conductive layers has a thickness from about 0.20 to about 1.0 mils.
- 1 22. The multi-layered interconnect structure of claim 20 wherein said first and second
2 electrically conductive layers are comprised of a metal selected from the group consisting
3 of copper or aluminium.
- 1 23. The multi-layered interconnect structure of claim 20 wherein said second electrically
2 conductive layer comprises a first plurality of shielded signal conductors.
- 1 24. The invention of claim 23 wherein said multi-layered interconnect structure further
2 includes a first plated through hole adapted for being positioned under said
3 semiconductor chip, said first plated through hole electrically connected to at least one
4 electrically conductive member of said first plurality of electrically conductive members,
5 to at least one of said first plurality of shielded signal conductors and to at least one
6 electrically conductive member of said second plurality of electrically conductive
7 members.
- 1 25. The multi-layered interconnect structure of claim 24 further including a third dielectric
2 layer positioned on said first dielectric layer and on portions of said first plurality of
3 electrically conductive members, said third dielectric layer substantially overlying said
4 first plated through hole.
- 1 26. The multi-layered interconnect structure of claim 25 wherein said third dielectric layer
2 comprises a layer of laser ablatable dielectric material.

- 1 27. The multi-layered interconnect structure of claim 26 wherein said third dielectric includes
2 an internal wall defining an opening therein, said opening exposing at least a portion of at
3 least one of said first plurality of electrically conductive members, said internal wall
4 including a conductive layer thereon.
- 1 28. The multi-layered interconnect structure of claim 27 wherein said conductive layer on
2 said internal wall of said opening is also positioned on said exposed portion of said at
3 least one of said first plurality of electrically conductive members.
- 1 29. The multi-layered interconnect structure of claim 28 wherein said conductive layer on
2 said internal wall of said opening and on said exposed portion of said at least one of said
3 first plurality of electrically conductive members defines a first microvia.
30. The multi-layered interconnect structure of claim 29 wherein said first microvia is
electrically connected to said first plated through hole.
31. The multi-layered interconnect structure of claim 1 further including a third electrically
conductive layer within said second dielectric layer.
32. The multi-layered interconnect structure of claim 31 further including a fourth electrically
conductive layer within said second dielectric layer and positioned between said third
electrically conductive layer and said thermally conductive layer.
- 1 33. The multi-layered interconnect structure of claim 32 wherein each of said third and fourth
2 electrically conductive layers has a thickness from about 0.20 to about 1.0 mils.
- 1 34. The multi-layered interconnect structure of claim 32 wherein said third and fourth
2 electrically conductive layers are each comprised of a metal selected from the group
3 consisting of copper and aluminium.

1 35. The multi-layered interconnect structure of claim 32 wherein said fourth electrically
2 conductive layer comprises a second plurality of shielded signal conductors.

1 36. The invention of claim 35 wherein said multi-layered interconnect structure further
2 includes a second plated through hole adapted for being positioned under said
3 semiconductor chip, said second plated through hole electrically connected to at least one
4 electrically conductive member of said first plurality of electrically conductive members,
5 to at least one of said second plurality of shielded signal conductors and to at least one
6 electrically conductive member of said second plurality of electrically conductive
7 members.

10040345-010702
2020-01-01
37. The multi-layered interconnect structure of claim 36 further including a fourth dielectric
layer positioned on said second dielectric layer and on portions of said second plurality of
electrically conductive members, said fourth dielectric layer substantially overlying said
second plated through hole.

38. The multi-layered interconnect structure of claim 37 wherein said fourth dielectric layer
comprises a layer of laser ablatable dielectric material.

1 39. The multi-layered interconnect structure of claim 38 wherein said fourth dielectric layer
2 includes an internal wall defining an opening therein, said openings exposing at least a
3 portion of at least one of said second plurality of electrically conductive members, said
4 internal wall including a conductive layer thereon.

1 40. The multi-layered interconnect structure of claim 39 wherein said conductive layer on
2 said internal wall of said opening within said fourth dielectric layer is also positioned on
3 said exposed portion of said at least one of said second plurality of electrically conductive
4 members.

1 41. The multi-layered interconnect structure of claim 40 wherein said conductive layer on
2 said internal wall of said opening within said fourth dielectric layer and on said exposed
3 portion of said second plurality of electrically conductive members defines a second
4 microvia.

1 42. An electronic package comprising:

2 a semiconductor chip having a first surface, said first surface including a plurality of
3 contact members; and

4 an multi-layered interconnect structure adapted for electrically interconnecting said
5 semiconductor chip to a circuitized substrate, said multi-layered interconnect structure
6 including a thermally conductive layer having first and second opposing surfaces, first
7 and second dielectric layers positioned on said first and second opposing surfaces,
8 respectively, and first and second pluralities of electrically conductive members
9 positioned on said first and second dielectric layers, respectively, said first plurality of
10 electrically conductive members having a plurality of solder connections electrically
11 connected thereto, respective ones of said solder connections being electrically connected
12 to respective ones of said plurality of contact members on said semiconductor chip, said
13 thermally conductive layer being comprised of a material having a selected thickness and
14 coefficient of thermal expansion to substantially prevent failure of said solder
15 connections between said first plurality of electrically conductive members and said
16 semiconductor chip.

1 43. The electronic package of claim 42 wherein said contact members comprise C4
2 connections.

- 1 44. The electronic package of claim 43 wherein at least one of said first and second dielectric
2 layers includes a layer having an effective modulus to assure sufficient compliancy of
3 said multi-layered interconnect structure during operation.
- 1 45. The electronic package of claim 44 wherein said effective modulus is from about 0.01 to
2 about 0.50 Mpsi.
- 1 46. The electronic package of claim 42 further including a first electrically conductive layer
2 within said first dielectric layer.
- 1 47. The electronic package of claim 46 further including a second electrically conductive
2 layer within said first dielectric layer and positioned between said first electrically
3 conductive layer and said thermally conductive layer.
48. The electronic package of claim 47 wherein said second electrically conductive layer
2 comprises a first plurality of shielded signal conductors.
49. The invention of claim 48 wherein said multi-layered interconnect structure further
2 includes a first plated through hole adapted for being positioned under said
3 semiconductor chip, said first plated through hole electrically connected to at least one
4 electrically conductive member of said first plurality of electrically conductive members,
5 to at least one of said first plurality of shielded signal conductors and to at least one
6 electrically conductive member of said second plurality of electrically conductive
7 members.
- 1 50. The electronic package of claim 49 further including a third dielectric layer positioned on
2 said first dielectric layer and on portions of said first plurality of electrically conductive
3 members, said third dielectric layer substantially overlying said first plated through hole.

- 1 51. The electronic package of claim 50 wherein said third dielectric layer comprises a layer of
2 laser ablatable dielectric material.
- 1 52. The electronic package of claim 51 wherein said third dielectric includes an internal wall
2 defining an opening therein, said opening exposing at least a portion of at least one of
3 said first plurality of electrically conductive members, said internal wall including a
4 conductive layer thereon.
- 1 53. The electronic package of claim 52 wherein said conductive layer on said internal wall of
2 said opening is also positioned on said exposed portion of said at least one of said first
3 plurality of electrically conductive members.
- 1 54. The electronic package of claim 53 wherein said conductive layer on said internal wall of
2 said opening and on said exposed portion of said at least one of said first plurality of
3 electrically conductive members defines a first microvia.
- 1 55. The electronic package of claim 54 wherein said first microvia is electrically connected to
2 said first plated through hole.
- 1 56. The electronic package of claim 42 wherein said plurality of solder connections includes
2 a layer of eutectic solder material positioned on said first microvia.
- 1 57. The electronic package of claim 42 further including a third electrically conductive layer
2 within said second dielectric layer.
- 1 58. The electronic package of claim 57 further including a fourth electrically conductive layer
2 within said second dielectric layer and positioned between said third electrically
3 conductive layer and said thermally conductive layer.

- 1 59. The electronic package of claim 58 wherein said fourth electrically conductive layer
2 comprises a second plurality of shielded signal conductors.
- 1 60. The invention of claim 59 wherein said multi-layered interconnect structure further
2 includes a second plated through hole adapted for being positioned under said
3 semiconductor chip, said second plated through hole electrically connected to at least one
4 electrically conductive member of said first plurality of electrically conductive members,
5 to at least one of said second plurality of shielded signal conductors and to at least one
6 electrically conductive member of said second plurality of electrically conductive
7 members.
- 1 61. The electronic package of claim 60 further including a fourth dielectric layer positioned
2 on said second dielectric layer and on portions of said second plurality of electrically
3 conductive members, said fourth dielectric layer substantially overlying said second
4 plated through hole.
- 1 62. The electronic package of claim 61 wherein said fourth dielectric layer comprises a layer
2 of laser ablatable dielectric material.
- 1 63. The electronic package of claim 62 wherein said fourth dielectric layer includes an
2 internal wall defining an opening therein, said openings exposing at least a portion of at
3 least one of said second plurality of electrically conductive members, said internal wall
4 including a conductive layer thereon.
- 1 64. The electronic package of claim 63 wherein said conductive layer on said internal wall of
2 said opening within said fourth dielectric layer is also positioned on said exposed portion
3 of said at least one of said second plurality of electrically conductive members.

1 65. The electronic package of claim 62 wherein said conductive layer on said internal wall of
2 said opening within said fourth dielectric layer and on said exposed portion of said at
3 least one of said second plurality of electrically conductive members defines a second
4 microvia.

1 66. The electronic package of claim 42 further including said circuitized substrate, said
2 circuitized substrate having a first surface including a plurality of contact pads thereon,
3 said second plurality of electrically conductive members of said multi-layered
4 interconnect structure including a second plurality of solder connections electrically
5 connected thereto, respective ones of said second plurality of said solder connections
6 being electrically connected to respective ones of said plurality of said contact pads on
7 said circuitized substrate.

1 67. The electronic package of claim 66 wherein said second plurality of said solder
2 connections are solder balls and/or solder columns.

3 68. The electronic package of claim 66 wherein said solder comprises eutectic solder.

4 69. A method of making a multi-layered interconnect structure adapted for electrically
5 interconnecting a semiconductor chip and a circuitized substrate using solder
6 connections, said method comprising the steps of:

1 providing a thermally conductive layer including first and second opposing surfaces;

2 positioning first and second dielectric layers on said first and second opposing surfaces of
3 said thermally conductive layer, respectively; and

positioning first and second pluralities of electrically conductive members on said first and second dielectric layers, respectively, each of said first and second pluralities of said electrically conductive members adapted for having solder connections thereon for being electrically connected to a semiconductor chip and a circuitized substrate, respectively, said thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of said solder connections between said first plurality of electrically conductive members and said semiconductor chip and between said second plurality of electrically conductive members and said circuitized substrate.

70. The method of making the multi-layered interconnect structure of claim 69 wherein said step of positioning said first and second dielectric layers on said first and second opposing surfaces of said thermally conductive layer, respectively, comprises laminating said first and second dielectric layers onto said first and second opposing surfaces at a pressure of from about 1000 to about 2000 psi and at a temperature of from about 600 to about 750 ° F.

71. The method of making the multi-layered interconnect structure of claim 69 wherein said positioning said first and second pluralities of electrically conductive members on said first and second dielectric layers, respectively, comprises the steps of:

laminating a copper foil onto said first and second dielectric layers; and

etching selected portions of said copper foil to produce first and second pluralities of said electrically conductive members.

1 72. The method of making the multi-layered interconnect structure of claim 69 further
2 including the steps of:

3 positioning a third dielectric layer on said first dielectric layer and on said first plurality of
4 electrically conductive members;

5 removing portions of said third dielectric layer to expose portions of said first plurality of
6 electrically conductive members; and

7 forming a first plurality of microvias within said third dielectric layer to expose at least a
8 portion of at least one of said first plurality of electrically conductive members.

1 73. The method of making the multi-layered interconnect structure of claim 72 wherein said
2 removing of said portions of said third dielectric layer is performed by laser ablating.

3 74. The method of making the multi-layered interconnect structure of claim 69 further
4 including the steps of:

5 positioning a fourth dielectric layer on said second dielectric layer and on said second
6 plurality of electrically conductive members;

7 removing portions of said fourth dielectric layer to expose portions of said second
8 plurality of electrically conductive members; and

9 forming a second plurality of microvias within said fourth dielectric layer to expose at
10 least a portion of at least one of said second plurality of electrically conductive members.

1 75. The method of making the multi-layered interconnect structure of claim 74 wherein the
2 step of removing portions of said fourth dielectric layer is performed by laser ablating.

1 76. A method of making an electronic package comprising the steps of:

2 providing a semiconductor chip having a first surface including a plurality of contact
3 members thereon;

4 providing a multi-layered interconnect structure adapted for electrically interconnecting
5 said semiconductor chip to a circuitized substrate, said multi-layered interconnect
6 structure including a thermally conductive layer, having first and second opposing
7 surfaces, first and second dielectric layers positioned on said first and second opposing
8 surfaces, respectively, and first and second pluralities of electrically conductive members
9 positioned on said first and second dielectric layers, respectively;

10 providing a first plurality of solder connections on said first plurality of electrically
11 conductive members; and

12 connecting respective ones of said first plurality of solder connections to respective ones
13 of said plurality of contact members on said semiconductor chip, said thermally
14 conductive layer being comprised of a material having a selected thickness and
15 coefficient of thermal expansion to substantially prevent failure of said solder
16 connections between said first plurality of electrically conductive members and said
17 semiconductor chip.

1 77. The method of making the electronic package of claim 76 wherein said step of providing
2 said first plurality of solder connections on said first plurality of electrically conductive
3 members includes:

4 forming a plurality of openings in said third dielectric layer, each of said openings
5 including an internal wall and exposing a portion of at least one of said first plurality of
6 electrically conductive members;

7 plating a conductive layer on said internal wall of said plurality of openings and on said
8 exposed portion of said at least one of said first plurality of electrically conductive
9 members to define a plurality of microvias;

10 applying a first solder paste onto said conductive layer; and

11 reflowing said first solder paste to form a first plurality of solder connections..

12 78. The method of making the electronic package of claim 77 wherein said step of connecting
13 respective ones of said first plurality of solder connections to respective ones of said
14 plurality of contact members on said semiconductor chip further includes the steps of
15 applying a second solder paste onto said respective ones of said first plurality of solder
16 connections, positioning said respective ones of said contact members of said
17 semiconductor chip against said respective ones of said first plurality of solder
18 connections, and reflowing said second solder paste and said respective ones of said first
19 plurality of solder connections to electrically connect said semiconductor chip to said
20 multi-layered interconnect structure.

1 79. The method of making the electronic package of claim 76 further including the steps of:
2 providing a circuitized substrate having a first surface including a plurality of contact
3 pads thereon;
4 providing a second plurality of solder connections on said second plurality of conductive
5 members of said multi-layered interconnect structure; and
6 connecting respective ones of said second plurality of said solder connections to
7 respective ones of said plurality of contact pads on said circuitized substrate to make
8 electrical connections therebetween.

2020-05-04 10:45:01